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SERIES CONNECTING DEVICES FOR HIGH-VOLTAGE POWER CONVERSION 
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ABSTRACT 
 
Novel dynamic voltage-sharing schemes have been developed to allow any high-voltage power-semiconductor device, 
e.g. thyristor, IGCT, IGBT or power MOSFET, to be series-connected in strings, and switched as simply and rapidly in 
high-voltage applications as single devices.  The circuits have many of the advantages of simply using RC or RCD 
snubbers, including being easily applicable to both low- and high-side switches.  However, because the snubber capaci-
tors are not fully discharged their associated reset current and power-losses are minimized.  To illustrate the principle of 
operation experimentally, a string of three series-connected power MOSFETs switching 100A from 330 V has been 
used to obtain practical waveforms.  The schemes are discussed and illustrated, using SPICE simulation results.  The 
new, relatively simple voltage-sharing schemes are much easier to design and optimize than recently reported active 
gate-control and regenerative-snubber methods, allow very rapid turn-on and turn-off switching, and give composite-
device switches a usable voltage rating similar to the aggregated voltage ratings of the string. 
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1 INTRODUCTION 
 
A snubber scheme has been developed for controlling 
the switching voltage transients of individual devices, 
and providing dynamic voltage sharing within strings of 
series-connected power-semiconductors. It is intended 
for application in high-voltage chopper and inverter 
bridge-legs, in which series-connected devices are used 
as single switches. The circuit retains many of the ad-
vantages of simply using RC or RCD snubbers across 
each device in a string, and does not have the complex-
ity, the requirement to modify gate drives, slower 
switching or other disadvantages of recently investi-
gated active voltage-balancing methods.   
 
With the new method, snubber capacitors are not com-
pletely discharged during operation, their associated 
reset current surge and power-losses are considerably 
reduced. Like RCD snubbers, the proposed scheme may 
be used with strings of any number of thyristor or tran-
sistor power device operated from a high-voltage DC 
supply and may be designed to accommodate significant 
differences in switching characteristics. Snubber circuit 
development is discussed and illustrated using simula-
tion and experimental results. Experimental operation is 
investigated at 100A using series-connected power 
MOSFETs operating from a 330V supply.   
 
2 PREVIOUSLY REPORTED METHODS 
 
Previously reported experimental investigations have 
shown that modern power-semiconductor devices, such 
as IGCTs, IGBTs and power MOSFETs, may be series 
connected and operated synchronously as single 
switches in high-voltage chopper, inverter and pulsed-
power applications [1-6], and series-connected devices 
are now being used in IGCT and IGBT applications [8] 
What makes possible direct series operation is the use of 
an effective voltage balancing scheme, which ensures 
that the composite switch voltage drop is evenly distrib-
uted between the devices in a string during blocking 
(static voltage balancing) and during switching (dy-
namic voltage balancing).  Without enforced voltage 
balancing, repeated device breakdown within strings 
would almost certainly occur because of the variability 
in off-state leakage current and switching characteristics 
which arise in practical circuits; not only due to produc-
tion spread in device characteristics, but also due to im-
perfect synchronisation of isolated drive signals, imbal-
ance in common-mode voltage effects, and imperfect 
matching of the electrical and thermal impedances of 
device packages and other related hardware [2,3]. By 
using an effective voltage balancing scheme, composite-
device switches have been shown to have a usable volt-
age rating comparable to the aggregated voltage ratings 
of the string. 
 
Voltage balancing is most easily provided by connect-
ing voltage sharing resistors and RC snubbers across 
each device in a string as successfully applied for many 
decades in the thyristor strings that constitute the recti-
fier valves of HVDC-power-transmission converter sta-
tions.  However, in high-voltage inverter, chopper, and 
pulsed power applications, it is usually important that 
devices be switched more rapidly to implement PWM 
control at carrier frequencies closer to 1 kHz than line-
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frequency, and to provide effective electronic over-
current protection.  With faster higher-frequency 
switching, the relatively high power-loss and reset-
current transient of snubbers have a greater impact on 
converter efficiency and device utilisation than in thy-
ristor circuits.  In recent work on series device opera-
tion, a number of efficient innovative voltage-balancing 
schemes have been developed.  Although, no single 
method outperforms all others in ease of implementa-
tion and minimising device switching-loss and –stress, 
there is some convergence towards using active voltage 
balancing with IGBTs [3-6] and using refined passive 
voltage balancing with IGCTs [1,2].  The active voltage 
balancing methods involve applying collector voltage 
feedback to the gate drive of each device, and thus pro-
longing or retriggering partial reconduction of individ-
ual devices to limit voltage drop during blocking, or to 
clamp voltage overshoot during the final stages of 
switching.  Refined passive voltage balancing methods, 
developed for IGCTs, generally use RCD snubbers in 
which the capacitor is fully discharged regeneratively, 
or discharged to approximately VDC /N where VDC is the 
converter supply voltage and N the device-string length 
[1,2].  
 
An important advantage of these schemes is their im-
proved capability to provide voltage equalisation or 
clamping only when required, and to thus avoid the con-
tinuous power loss of conventional snubbers which are 
designed and operated as if worst-case conditions of 
device mismatch and high load-current are continually 
prevalent.  Alternative voltage balancing schemes do, 
however, lack the ease of application and scalability of 
simple passive methods.  Active voltage balancing, in 
particular, requires modification of gate-drive circuits to 
enable devices to respond to anode-cathode voltage 
feedback; and a greater optimisation and validation ef-
fort seems unavoidable if consistent device protection is 
to be assured despite variation in device characteristics 
and operating conditions, perhaps even after the future 
replacement of a failed device.  It seems possible to 
overcome the disadvantages of active snubbing and still 
achieve efficient protection of any power semiconductor 
device using essentially passive voltage-balancing 
schemes.  The new method proposed, essentially, com-
prises placing biased RCD-snubbers across each device 
in a series string.  Snubber reset losses are minimal 
when snubber capacitors are biased at VDC /N; however, 
the method allows the bias level to be adjusted to any 
value between 0V and VDC.  The novelty of the method 
lies in the cellular nature of the snubber-capacitor dis-
charge circuit which may be easily expanded to protect 
relatively long device strings.  The proposed form of 
protection allows series-connected devices to be 
switched as rapidly as in conventional bridge-legs, 
without significantly increasing switching stress.  The 
development of the scheme is first discussed and illus-
trated using circuit simulation results.  The results of an 
experimental evaluation of the method are then pre-
sented. 
 
 
Figure 1  Chopper with biased RCD snubber. 
 
 
Figure 2  Simulated turn-off switching waveforms. 
 
 
3 BIASED RCD SNUBBER 
 
A single-ended chopper comprising transistor (or gate-
turn-off thyristor) Q and diode DFW may be connected to 
a DC supply and used as a switching regulator to control 
current in an inductive load, as shown in Fig. 1.  How-
ever, even with careful layout, the parasitic inductance 
in loop CS-DFW-Q, the effect of which may be repre-
sented by LS if DFW is very close to Q, produces over-
shoot and high-frequency ringing in the transistor turn-
off voltage waveform.  A number of methods may be 
used to clamp the overshoot and suppress the resonance 
between LS and the parasitic output capacitance of Q 
[7].  One with the lowest loss is a biased RCD snubber, 
comprising DC, CC and RR in Fig.1.  In this, the reset 
resistor is connected across DFW rather than DC, so that 
the capacitor remains charged at approximately VDC 
during transistor conduction.  To be effective, DC and 
CC must be placed very close to Q to provide a low in-
ductance path to which transistor current can commutate 
to at turn off.  LS can then reset more slowly by resonat-
ing CC above VDC.  RR then discharges CC back to VDC.  
Circuit operation may be understood from the simulated 
turn-off switching waveforms shown in Fig. 2.  Between 
t1 and t2, transistor voltage, vQ, rises to VDC and DC be-
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comes forward biased.  Transistor current, iQ, commu-
tates to DC and CC, iDC.  During t3 and t4, LS resets reso-
nantly into CC, increasing the capacitor voltage to a 
peak of ∆V above VDC.  As LS is reset and its current iLS 
falls to zero, current rises in the freewheel-diode at the 
same rate since iLS and iFW sum to zero at any instant.  
Because the bulk of the parasitic inductance, LS, typi-
cally lies between CS and DFW-Q, the transfer of energy 
from LS to CC is completed before iRR increases from 
zero and RR discharges CC to VDC.  In practice, a voltage 
transient occurs in vQ at t4 due to the reverse-recovery of 
DC, and is relatively well damped if RR is a low-
inductance low-value resistor.  
                   ( ) WVCIL CMAXOS =∆= 22, 2
1
2
1
   (1) 
If idealised device switching and clamp diode operation 
are assumed, such that all the energy trapped in LS is 
transferred to CC and then all dissipated in RR at Q turn-
off, then Equation 1 may be used to estimate worst-case 
overshoot, ∆V, and resistor dissipation, W.  Additional 
energy is dissipated for a brief period in RR when Q is 
switched on; however, snubber efficiency may be com-
pared using turn-off loss alone. Energies associated with 
resetting LS using a conventional, fully discharging 
RCD snubber, and using active voltage clamping 
whereby the transistor is controlled to clamp at VDC + 
∆V,  as if having repetitive avalanche capability, may be 
approximated in terms of the original trapped energy as 
in Table 1 [7].  From the normalised values, WN, deter-
mined by assuming constant-current operation and 25% 
voltage overshoot, it is apparent that the biased RCD 
snubber is potentially a very efficient method of control-
ling the reset of unclamped series switch inductance.  It 
should be noted that, in the case of the conventional 
snubber, the VDC/∆V term equates to ½ CC VDC2 , which 
unlike the others does not reduce with current and re-
sults in an even lower efficiency [7]. 
 
Table 1 Normalised energy loss for ∆V at 25% of VDC 
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4 SERIES-CONNECTED RCD SNUBBERS 
 
4.1 Basic requirements 
With series connected devices, equal voltage clamping 
and thus dynamic voltage sharing is dependent upon the 
capacitors being discharged to approximately equal 
voltage, VDC/N (or as required), prior to synchronised 
transistor switching.  Fig.3 shows, in principle, what is 
required.  However, the circuit is impractical because of 
the need for multiple, matched, mostly floating dis-
charge sources.  A method of resetting snubber capaci-
tors into one voltage rail is required to make the snubber 
scheme practical.  
 
 
Figure 3  Impractical RCD scheme for series devices. 
 
4.2  Practical scheme of biased series snubbers 
Two practical cellular snubber schemes and simulated 
operating waveforms are shown in Figs. 4 to 7, in which 
C1 to CN are effectively discharged in parallel to the 
same source, which may be set to VDC/N or a higher or 
lower value.   In the Fig. 4 scheme, auxiliary switchable 
devices are required (represented with thyristor sym-
bols), which have the same forward voltage-blocking 
capability as Q1 to QN, but the reset-source voltage po-
larity required is likely to be available as part of the 
high-voltage DC supply system.   
 
The need for auxiliary switches is avoided in the Fig. 6 
self-commutating scheme; only auxiliary reset diodes 
are required.  However, a purpose-built auxiliary reset 
source is required because of its polarity.  In both 
schemes, the reset of snubber capacitors is performed 
when the composite switch turns on. 
 
Simulated turn-off waveforms are shown in Figs. 5 and 
7, for a three-device composite switch and freewheel 
diode, applied in a single-ended chopper, such as Fig.1, 
and protected by Fig. 4 and 6 snubber schemes. The 
chopper is assumed to be delivering a constant current 
to an inductive load.  A relatively low DC supply volt-
age of 300 V is used to allow voltage overshoot features 
to be clearly seen. The waveforms are for synchronous, 
balanced operation of Q1 to Q3.  At turn off, just after 
0µs, individual transistor voltages, vQ1 to vQ3 rise above 
VDC/3 and transistor currents commutate to DC1 to DC3, 
and LS resonates up the series-connected snubber ca-
pacitors, C1 to C3, which were previously discharged to 
VDC/3.   As the reset of LS completes iLS falls to zero and 
vC1 to vC3 reach a peak overshoot value of ∆V/3.  Al-
though the snubber capacitors remain charged above 
VDC/N 
 
VC1 VQ1 
R1 LRST1 D1 
Q1 C1 
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VDC/3 until the transistors are next turned on, the transis-
tor voltages fall back to VDC/3 due to discharge of junc-
tion capacitance and clamp-diode reverse-recovery into 
the DC supply and static voltage sharing resistors which 
are used but omitted from the circuit for clarity.  
 
 
Figure 4 Series RCD scheme with reset switches. 
 
 
Figure 5 Operating waveforms for Fig.4. 
 
When Q1 to Q3 turn back on at 108µs, vQ1 to vQ3 fall, 
and load current commutates to them from the compos-
ite freewheel diode at a rate governed by LS.  Freewheel 
diode reverse-recovery is allowed to complete before S1 
to S3 are switched (or DR1 to DR3 forward biased in 
Fig.6) to discharge C1 to C3 into VRST, and back to 
VDC/3, in readiness for the next composite-switch turn 
off.  LRST is added in series with the discharge path to 
control the rate-of-rise and peak value of reset current in 
S1 to S3.  The snubber reset currents in RR1 to RR3 are all 
approximately equal.  However, reset currents accumu-
late as they cascade down through the reset switches, as 
evident from the reset current waveforms in Figs. 5 and 
7.  The duration of the reset period may be reduced at 
the expense of increased peak current by reducing RR1 to 
RR3 and LRST values. 
 
 
Figure 6 Series RCD scheme without switches. 
 
 
 
Figure 7 Operating waveforms for Fig.4. 
 
 
 
Figure 8 Asymmetric switching waveforms for Fig.4. 
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In practice, differences in device characteristics, com-
ponent values, discharge paths etc will cause asymmetry 
in the switching behaviour of devices within a string. 
However, device voltages are effectively clamped by 
the energy absorption capacity of the RCD snubber ef-
fect.  For example, Fig.8 shows that the peak voltage 
arising across Q2 and Q3 (or Q1) when the turn off (turn 
on) of Q1 is delayed by 200ns in the string of three de-
vices switching 100A. 
 
5 EXPERIMENTAL RESULTS 
The viability of both Fig.4 and 6 snubber schemes was 
proved experimentally using a string of three series con-
nected power MOSFET modules switching 100A from 
a 330V supply. Static voltage-sharing resistors and 
small RC snubbers were added in the practical circuits.  
In the oscilloscope traces shown in Figs.9 to 14, turn on 
of the devices occurs first followed by turn off and the 
following scaling factors apply: voltage scale 25V/div, 
current scale 20A/div, time base 500ns/div. In Figs. 5, 7 
and 8, turn off precedes turn on. A single current wave-
form corresponding to iLS is shown, which first rises to 
120A due to diode reverse recovery, because of the dif-
ficulty of measuring individual device currents within a 
circuit which has been highly integrated to minimise 
stray inductance. Figs.10 and 11 shows that Fig.6, the 
simpler self-commutating scheme provides just as satis-
factory uniform voltage clamping effect as the more 
complex Fig.4 scheme.   In both schemes, the initial 
voltage transient at device turn off, of a duration ap-
proximating to the power MOSFET current fall time, 
arises when device current commutates to DC1 and C1 
due to DC1 forward recovery and DC1-C1 stray induc-
tance.  
 
Figure 9 Current and vQ1, vQ1+vQ2 and vQ1+vQ2 +vQ3 
waveforms for a practical implementation of Fig.4. 
 
The following voltage rise, lasting less that 1µs, is con-
trolled by the snubber capacitors.  It is worth noting that 
the magnitude of voltage overshoot may be reduced by 
increasing the value of capacitor. However, because the 
capacitor charges and discharges to VDC/N as shown in 
Fig.12, turn-off-associated snubber-reset loss remains 
relatively constant at about 1/2LSI2. Snubber capacitor 
and LS value determine the LS reset time at turn-off and 
snubber capacitor reset time at turn-on.  The composite 
capacitor-reset-current is shown in Fig.12, reaching 60A 
and lasting 3µs. 
 
 
Figure 10 Current and individual vQ1, vQ2 and vQ3 
waveforms for a practical implementation of Fig.4. 
 
 
Figure 11 Current and individual vQ1, vQ2 and vQ3 
waveforms for a practical implementation of Fig.6. 
 
 
Figure 12 Current vQ1, vC1 and iD1 waveforms for a 
practical implementation of Fig.6. 
 
To confirm the tolerance of the snubber scheme to 
asymmetry in gate–drive and power-semiconductor 
switching transients, Q1 was switched off 200ns before 
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Q2 and Q3 in Fig.6. The resulting device voltage wave-
forms are shown in Fig.13. During the interval between 
Q1 and Q2,Q3 switching off, DC1 and C1 conduct the full 
load current and limit the voltage across Q1 to below its 
rated value. It should be noted that 200ns has previously 
been used as a safe worst-case difference due to differ-
ences in the drive circuits and gate-drive circuits of 
2.5kV, 1.8kA flat-packaged IGBTs [8]. Snubber capaci-
tor value must therefore be chosen by anticipating the 
worst case difference in switching times. As previously 
noted a conservative design results in longer reset time, 
but not excessive reset power loss. Turn off conditions 
were the same as for Fig.8; however, cumulative device 
voltages are given there. 
 
 
 
Figure 13 Current and vQ1, vQ2 and vQ3 waveforms 
for Fig.6 with Q1 turn off 200ns before Q2 and Q3. 
 
In inverter-pole applications, similar voltage sharing 
action would be produced across the freewheel diodes 
which are connected in parallel with the switching de-
vices, as shown in Figs. 4 and 6, when they turn off at 
the conclusion of reverse recovery. 
 
CONCLUSIONS 
 
Two dynamic voltage sharing schemes have been de-
veloped which may be use to protect any series con-
nected power-semiconductor device.  The schemes have 
the potential to give significantly less switching loss 
than active and simpler passive schemes provided that 
energy returned to the reset sources is regenerated to the 
main supply or otherwise used. Then, only energy 
trapped in unclamped inductance at turn off and diode 
recovery is dissipated. Both schemes may be made fully 
regenerative by removing resistance in the capacitor 
reset paths. Circuit operation has been investigated by 
circuit simulation and an experimental investigation. 
Results have been shown to be in good agreement. 
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